### **Towards EXtreme scale Technologies and Accelerators for euROhpc hw/Sw Supercomputing Applications for exascale**



# **WP2 New accelerator designs exploiting mixed precision**

# D2.8 IP for low-latency internode communication links, part 1

Revised version







### **TEXTAROSSA**

### **Towards EXtreme scale Technologies and Accelerators for euROhpc hw/Sw Supercomputing Applications for exascale**

**Grant Agreement No.: 956831**

### **Deliverable: D2.8 IP for low-latency internode communication links, part 1**

**Project Start Date**: 01/04/2021 **Duration**: 36 months

**Coordinator**: *AGENZIA NAZIONALE PER LE NUOVE TECNOLOGIE, L'ENERGIA E LO SVILUPPO ECONOMICO SOSTENIBILE - ENEA, Italy*



**Dissemination Level:**











### DOCUMENT SUMMARY INFORMATION



# **WP 2 New accelerator designs exploiting mixed precision**



### **Revision history:**









### **Quality Control:**







### **COPYRIGHT**

#### Copyright by the **TEXTAROSSA** consortium, 2021-2024

This document contains material, which is the copyright of TEXTAROSSA consortium members and the European Commission, and may not be reproduced or copied without permission, except as mandated by the European Commission Grant Agreement No. 956831 for reviewing and dissemination purposes.

### ACKNOWLEDGEMENTS

This project has received funding from the European High-Performance Computing Joint Undertaking (JU) under grant agreement no 956831. The JU receives support from the European Union's Horizon 2020 research and innovation programme and Italy, Germany, France, Spain, Poland.

Please see [http://textarossa.eu](http://textarossa.eu/) for more information on the TEXTAROSSA project.

The partners in the project are AGENZIA NAZIONALE PER LE NUOVE TECNOLOGIE, L'ENERGIA E LO SVILUPPO ECONOMICO SOSTENIBILE (ENEA), FRAUNHOFER GESELLSCHAFT ZUR FOERDERUNG DER ANGEWANDTEN FORSCHUNG E.V. (FHG), CONSORZIO INTERUNIVERSITARIO NAZIONALE PER L'INFORMATICA (CINI), INSTITUT NATIONAL DE RECHERCHE EN INFORMATIQUE ET AUTOMATIQUE (INRIA), BULL SAS (BULL), E4 COMPUTER ENGINEERING SPA (E4), BARCELONA SUPERCOMPUTING CENTER-CENTRO NACIONAL DE SUPERCOMPUTACION (BSC), INSTYTUT CHEMII BIOORGANICZNEJ POLSKIEJ AKADEMII NAUK (PSNC), ISTITUTO NAZIONALE DI FISICA NUCLEARE (INFN), CONSIGLIO NAZIONALE DELLE RICERCHE (CNR), IN QUATTRO SRL (in4). Linked third parties of CINI are POLITECNICO DI MILANO (CINI-POLIMI), Università di Torino (CINI-UNITO) and Università di Pisa (CINI-UNIPI); linked third party of INRIA is Université de Bordeaux; in-kind third party of ENEA is Consorzio CINECA (CINECA); in-kind third party of BSC is Universitat Politècnica de Catalunya (UPC).

The content of this document is the result of extensive discussions within the TEXTAROSSA © Consortium as a whole.

### DISCI AIMER

The content of the publication herein is the sole responsibility of the publishers and it does not necessarily represent the views expressed by the European Commission or its services.

The information contained in this document is provided by the copyright holders "as is" and any express or implied warranties, including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose are disclaimed. In no event shall the members of the TEXTAROSSA collaboration, including the copyright holders, or the European Commission be liable for any direct, indirect, incidental, special, exemplary, or consequential damages (including, but not limited to, procurement of substitute goods or services; loss of use, data, or profits; or business interruption) however caused and on any theory of liability, whether in contract, strict liability, or tort (including negligence or otherwise) arising in any way out of the use of the information contained in this document, even if advised of the possibility of such damage.





# <span id="page-5-0"></span>Table of contents



# <span id="page-5-1"></span>List of Figures





## textarossa



# <span id="page-6-0"></span>List of Tables



# <span id="page-6-1"></span>List of Acronyms







# <span id="page-7-0"></span>Executive Summary

This document reports on the activities done by TEXTAROSSA partner INFN with reference to the design of the internode communication IP in WP2.

The INFN Communication IP, developed in VHDL, allows data transfers between processing tasks hosted in the same node (intra-node communications) or in different nodes (inter-node communications), implementing a direct network for FPGA accelerators and enabling the distributed implementation of dataflow applications in the APEIRON framework.

The Communication IP was tested in the Vivado design Suite and its AXI-Lite interface (used to read/write internal registers) and was verified using the Xilinx AXI Verification IP (VIP).

After behavioural simulation, it was implemented as an RTL kernel in Xilinx Vitis and integrated with kernels written in HLS in the APEIRON framework.

The synthesis results, both for U200 and U280 Alveo card, showed a low resources occupancy of the IP, allowing us to add new features in the future. For example, we will increase internal datapath and fifo depth (thus increasing the intranode communication bandwidth and avoiding loss of performance due to fifo filling), and the number of intraNode ports. For the InterNode communication, we foresee to improve the bandwidth increasing the number of channels' lanes and implementing new channel interface.

We also performed tests on two U200 cards connected by QSFP+ cable and on a U280 card (using a channel termination) to measure the performance, in terms of latency and bandwidth, of the Communication IP.

The IP project database synthesizable both on the Alveo U200 and U280 platforms is publicly available on the deliverable section of the TEXTAROSSA project website (https://textarossa.eu/dissemination/deliverables/).





# <span id="page-8-0"></span>1 Introduction

The INFN Communication IP implements a direct network for FPGA accelerators, allowing low-latency data transfer between processing tasks deployed on the same FPGA (intra-node communication) and on different FPGAs (inter-node communication), and enabling the distributed implementation of dataflow applications in the APEIRON framework.

This document describes the Communication IP in detail and shows preliminary data for its synthesis on the two reference platforms (Xilinx U200 and U280), along with results of tests developed to validate the design and assess its current performance.

Section 2 shows the design architecture complementing the information already available in Deliverable 2.1 – Consolidated specs of accelerators IPs.

Section 3 introduces the APEIRON framework, defined as the general architecture of an FPGA-based distributed stream processing platform and the corresponding software stack. The Communication IP was co-designed with the APEIRON software stack in order to achieve very low-latency and scalable bandwidth (via IP design reconfiguration) between processing tasks defined as High-Level Synthesis Kernels.

Section 4 highlights the implementation results in terms of FPGA resource usage (for both Alveo U280 and U200) of the Communication IP and of the HLS kernels of the testbench.

Section 5 reports design validation test results and performance measurement for the intermediate release of the Communication IP.

Section 6 sketches some conclusions about the work and the results presented in this document, indicating the foreseen activities regarding the development of the Communication IP for the remaining part of the project.

Appendix A reports the pseudo-code for the performance tests used to collect results showed in Section 5.

Appendix B provides a simple instruction manual to assist users in integrating the Communication IP in their designs using the Vitis environment.

Finally, Appendix C illustrates the usage of the APEIRON framework, using as example the design of the testbench described in Section 5.2.2, that integrates the Communication IP and two instantiations of an HLS kernels, in a single FPGA configuration.

This document, along with the Communication IP packaged as Xilinx object (XO) file for both the U200 and U280 platform, and a demo video showing the performance tests described in section 5.2, is publicly available for download on the deliverable section of the TEXTAROSSA web site [\(https://textarossa.eu/dissemination/deliverables/\)](https://textarossa.eu/dissemination/deliverables/).

# <span id="page-8-1"></span>2 IP Design

The Communication IP allows data transfers between processing tasks hosted in the same node (intra-node communications) or in different nodes (inter-node communications), see Figure 2.1. In the context of the APEIRON framework, processing tasks are implemented by HLS kernels with Xilinx Vitis. The details of the interface between HLS kernels – the endpoints of the communication – and the Communication IP are described in Section 3.







**Figure 2.1 Example of intra-node (in red) and inter-node (in blue/green) data transfers between tasks**

Figure 2.2 shows its hardware block structure, which contains a **Network\_IP** and a **Routing\_IP**, both developed in VHDL for TEXTAROSSA target platforms (Xilinx Alveo U200 and U280 cards).



**Figure 2.2 Architectural partition of Communication IP**

The **Routing\_IP** defines the switching technique and routing algorithm; its main components are the Switch component Block, the Configuration/Status Registers and the InterNode and IntraNode IFs.

The Switch component dynamically interconnects all ports of the IP, implementing a channel between source and destination ports.

Dynamic links are managed by routing logic together with arbitration logic: the Router configures the proper path across the switch while the Arbiter is in charge of solving contentions between packets requiring the same port.





For inter-node communications, the routing policy applied is the dimension-order one: it consists in reducing the offset along one dimension to zero before considering the offset in the next dimension. The employed switching technique  $-$  i.e., when and how messages are transferred  $-$  is Virtual Cut-Through (VCT) [1]: the router starts forwarding the packet as soon as the algorithm has picked a direction and the buffer used to store the packet has enough space. The deadlock-avoidance of DOR routing is guaranteed by the implementation of two virtual channels for each physical channel (with no faulttolerance guaranteed) [2].

The transmission is packet-based, meaning that the Communication IP sends, receives and routes packets with a header (Figure 2.3), a variable size payload and a footer.





In the **Network IP**, the physical layer blocks define the data encoding scheme for the serialization of the messages over the cable and shape the network topology. They provide point-to-point bidirectional, fullduplex communication channels of each node with its neighbors along the available directions.

For the serialization of the messages over the cable we used Xilinx Aurora 64B/66B cores.

The number of lanes making up a communication channel can be customized at design time (from 1 to 2) to match the requirements of the integrated target execution platform.



### excarossa

Link Ctrl blocks instead establish the logical link between nodes and guarantee reliable communication, eventually performing error detection and correction.

The whole architecture is based on a layer model, as shown in Figure 2.4, including physical, data link, network and transport layers of the OSI model.



**Figure 2.4 The layered architecture of Communication IP**

The Communication IP exposes two sets of interfaces, i.e., IntraNode and InterNode IF; the number of ports within these interfaces (M and N) can be customized at design time.

The IntraNode IF manages data flow to (RX) and from (TX) local tasks; each port consists of two FIFOs for each direction, so that header/footer and data use a dedicated FIFO.

The InterNode IF, with the Network IP block, oversees managing data flow over the serial links between FPGAs.

Both IntraNode and InterNode IFs are provided with a self-test mechanism to measure the latency and bandwidth achieved. The self-test mechanism is composed by three simple IPs: (i) the Packet\_Generator generates packets and fills the transmitting FIFOs; (ii) the Consumer flushes the receiving FIFOs avoiding their overflow and checks payload of received packets; (iii) the Performance Counter stores the clock cycles needed to complete the data transfers.

The traffic generated by the Packet\_Generator can be configured at runtime writing appropriate registers which define the number of packets, size and destination along X coordinate.

In addition to these parameters, the Communication IP offers to the users the possibility to set at run time few key features and to read status information by exposing a window of 32-bit registers (Configuration/Status Registers Block).



The list of registers with the associated addresses are presented in Table 2.1.:



















#### **Table 2.1 Configuration/status Registers list**

# <span id="page-14-0"></span>2.1 Communication IP simulation

The Communication IP was verified in the Vivado design Suite by using the Packet generator Block and the Consumer Block (which respectively generate packets filling IntraNode\_0 transmitting FIFO and flush the receiving FIFOs checking payload of received packets).

To simulate registers been read or written we implemented a Xilinx IP AXI traffic generator, which provides an AXI4-Lite Master interface and issues AXI4-Lite transactions reading two coefficient (COE) files provided by the user:

- Address COE File Provides the sequence of addresses to be issued
- Data COE File Provides the sequence of data corresponding to the address specified in Address COE File

We also checked protocol compliance of AXI interfaces using the AXI Verification IP (VIP).







**Figure 2.5 Scheme of Communication IP testbench**

The latency introduced by the Routing  $IP - i.e.,$  from the footer's writing in intraNode TX FIFO to the footer's reading in the intraNode RX FIFO in a loopback communication — is shown in Figure 2.6.

Name	Value		2,150.000000 ns		2,200.000000 ns			2,250.000000 ns		2,300.000000 ns	
in internalClk	п										
Textarossa M0 port TX											
Wr_en	I٥										
<b>M</b> din[127:0]	00003e98b	000000000000000000000000000000000000 .				00003e98b02a000080080000000000000					
ill empty											
₩ wr en	$\Omega$										
$\blacksquare$ din[127:0]		000000000 0000000000000000000000000000 0000									
ill empty											
Textarossa M0 port TX											
ll rd en	$\overline{0}$										
<b>M</b> dout[127:0]	000000000	ffffffffffffff. 000000000000000000000000000000000000 .									
<b>li</b> rd en	$\mathbf 0$										
<b>M</b> dout[127:0]	000000000									00000000000000	
Latency											
<b>MTxRx</b> perf cloounter[31 1		Θ									28

**Figure 2.6 Intra-node TX FIFO – RX FIFO latency in Vivado Behavioural simulation GUI**

<span id="page-15-0"></span>The number of clock cycles is equal to 28 (about 280ns at the current operating frequency of 100MHz) for all the internal path (from one TX port to an RX port), reduced to 220ns if taking into account the latency of the FIFO (60ns between FIFO writing and empty signal low).

# 2.2 Communication IP RTL kernel

The INFN Communication IP, developed in VHDL, is implemented as an RTL-kernel in Xilinx Vitis, a High-Level Synthesis framework which allows to develop, debug and optimize accelerated applications using standard programming languages for both software and hardware components.

In the Vitis application, an RTL IP from the Vivado Design Suite is packaged as Xilinx object form (XO) file for implementation in the programmable logic (PL) region of the target platform.

In Figure 2.7 the packaged IP generated within the Vivado Design Suite is depicted.





Layout	Preview					
$Q \mid \frac{\pi}{2} \mid \frac{\alpha}{2} \mid \frac{1}{2} \mid - \mid \frac{1}{2} \mid \frac{1}{2} \mid$ Window Page 0 <b>D</b> P Simulation Hidden Parameters <b>O</b> Test Mac Fifo Loopback C S Axi Control Addr Width C S Axi Control Data Width C Dtaxisno Tdata Width C Dtaxistx0 Tdata Width C Hdaxisrx0 Tdata Width C Hdaxistx0 Tdata Width C Dtaxisnd Tdata Width C Dtaxistx1 Tdata Width C Hdaxisnx1 Tdata Width C Hdaxistx1 Tdata Width	Show disabled ports <b>181 88   88   88   88   88</b> + dtaxistx0 $+$ dtaxistx1 + hdaxistx0 $d$ taxisrx $0 +$ $+$ hdaxistx1 $d$ taxisr $x1 +$ $+$ s_axi_control $h$ daxisrx0 $+$ $-$ ap clk $h$ daxisr $x1 +$ $-$ clk_gt_freerun $gt0$ _serial_port $+$    $-$ gt0 refclk0 p $gt1$ serial port $+$    $-$ gt0_refclk0_n $-$ gt1_refclk0_p $-$ gt1_refclk0_n					

**Figure 2.7 Communication IP with 2 IntraNode and 2 InterNode ports packaged in Vivado Design Suite**

The kernel interfaces are used to exchange data with the host application, other kernels or device I/Os:

- s axi control is the AXI4-Lite slave interface that allows a host application to interact with kernels by reading or writing registers. The I/O ports of this interface is reported in Table 2.2
- Dtaxis\* and Hdaxis\* are streaming interfaces used to transfer data directly from/to other kernels. Since an AXI4-Stream interface transfers data in a sequential streaming manner, it cannot be used with arguments that are both read and written, two interfaces are requested for each IntraNode port (Tx and Rx interfaces are shown in tables 2.3 and 2.4).
- Gt\* serial ports are streaming interfaces connected to QSFP+ ports, used to communicate with other devices (interNode ports). Each InterNode port requires a low-jitter reference clock ( $gt*$  refclock0  $p/n$  @ 161.13 MHz) for generating and recovering high-speed serial clocks, while a single stable clock ( clk\_gt\_freerun @ 100 MHz) is used for mixed-mode clock manager (MMCM) synchronization.
- Ap\_clk is the clock for the switch/ register logic.









**Table 2.2: AXI4-Lite Slave Interface signals**



**Table 2.3: Tx streaming Interfaces signals**



**Table 2.4: Rx streaming Interfaces signals**

The Communication IP kernel is integrated with kernels written in HLS in a framework called APEIRON (see Section [3\)](#page-18-0).





# <span id="page-18-0"></span>3 APEIRON

The Communication IP is the main enabling component for the APEIRON framework, defined as the general architecture of an FPGA-based distributed stream processing platform and the corresponding software stack. The Communication IP was co-designed with the APEIRON software stack in order to achieve very low-latency and scalable bandwidth (via IP design reconfiguration) between processing tasks defined as High-Level Synthesis Kernels.

Implementing direct communication between tasks deployed on FPGAs without involving host CPU and system bus resources, the Communication IP improves the energy efficiency of the execution platform (Objective Energy efficiency) for what concerns communication between accelerators.

Starting from a YAML configuration file describing the attributes of each HLS kernel, namely its number of input and output channels and the IntraNode port of the Communication IP to which it is connected, the APEIRON framework links the Communication IP and the HLS kernels that are connected to it and generates the bitstream for the overall design.

The only requisite that HLS kernels must satisfy is in the format of their prototype that must be in this form:

```
void example_apeiron_task( 
     [optional kernel-specific list of parameters]
     message_stream_t message_data_in[N_INPUT_CHANNELS],
     message_stream_t message_data_out[N_OUTPUT_CHANNELS]
  )
```
In this way, the HLS kernel implements a generic stream interface for each communication channel, based on the AXI4-Stream protocol. The communication between kernels is expressed through a lightweight C++ API (HAPECOM) based on non-blocking send() and blocking receive() operations. This simple API allows the HLS developer to perform communications between kernels, either deployed on the same FPGA (intranode communication) or on different FPGAs (inter-node communication) without knowing the details of the underlying packet communication protocol.

The Communication API can be represented with the following pseudo-code:

```
size t send(msg, size, dest node, task id, ch id);
```
size t receive(ch id);

where:



The Communication Library leverages AXI4-Stream Side-Channels to encode all the information needed to forge the packet header.

Adaptation toward/from IntraNode ports of the Routing IP is done by two APEIRON IPs: Aggregator and Dispatcher, shown in Figure 3.1. The Dispatcher receives incoming packets from the Routing IP and forwards them to the right input channel, according to the relevant fields of the header. The Aggregator receives outgoing packets from the task and forges the packet header, filling then the header/data FIFOs of the Routing IP.







**Figure 3.1 Interface between Intranode Port 0 and the corresponding HLS Task (task\_id 0), Messages IN FIFOs are identified by the ch\_id APIs parameter**

# <span id="page-19-0"></span>4 Resource usage

In Tables 4.1 and 4.2 we report the resource utilization generated by the Vivado tool building the system for the U200 and the U280 cards for the Latency test setup.

For both cards, the occupancy (in terms of LUT, REG, BRAM) is very low, allowing us to easily add new features to the Communication IP while leaving a considerable fraction of the resources to the implementation of the HLS kernels.



**Table 4.1 Resource usage report of the performance test setup (see Figure 5.7) for Alveo U200 card**







**Table 4.2 Resource usage report of the performance test setup (see Figure 5.7) for Alveo U280 card**

# <span id="page-20-0"></span>5 Test and Performance

Here we describe the design validation and performance tests and report results and performance measurement for the intermediate release of the Communication IP.

<span id="page-20-1"></span>As testbench, we used a system composed of 2 interconnected Xilinx Alveo U200 FPGAs managed by different hosts.

### 5.1 Design validation tests

To validate and start debugging of the Communication IP, we initially used the internal Packet\_Generator. This block also allowed us to measure latency for one packet of length equal to 16 Bytes sent to the same node, using either internal loopback or channel termination (Figure 5.1 and Figure 5.2).

In both tests, *Test ok* shows the register 20 content (31 means "00110001", that is Packet generator FSM in IDLE state, Consumer FSM in IDLE state and all packets were received with correct payload).



**Figure 5.1 IntraNode 0 TX FIFO towards IntraNode 0 RX FIFO latency for one packet (length = 16 byte) sent by internal packet\_generator**







<span id="page-21-0"></span>**Figure 5.2 IntraNode 0 TX FIFO towards IntraNode 0 RX FIFO in cable loopback setup, for one packet (16 byte) sent by internal packet generator**

# 5.2 Performance tests

Here we report the measured performance of the intermediate release of the Communication IP in terms of bandwidth and latency of intra-node and inter-node communication operations between HLS kernels endpoints.

### 5.2.1 Bandwidth

<span id="page-21-1"></span>A bandwidth test is carried out by transferring multiple data packets with fixed payload size from a "sender" HLS kernel which reads data from the source buffer in FPGA memory (either DDR or BRAM) and pushes them through the Communication IP to another FPGA, where a "receiver" HLS kernel writes data into the destination buffer in memory. After receiving the number of data packets whose integrated payload adds up to the size of the receive buffer, the second FPGA pings back a single "ACK" packet with minimal payload to confirm the reception, as shown in Figure 5.3. The total data sent during this test is summed and then divided by the time (measured on the sender node) elapsed between the start of the multiple packets send and the completion of the receive operation of the ACK packet.



**Figure 5.3** I**llustration of the bandwidth test**

Results measured with send and receive buffers allocated on the FPGA BRAM are shown in Figure 5.4.





Bandwidth loopback BRAM 1600 loopback BRAM (ch termination) oneway BRAM 1400 1200 Bandwidth (MB/s) 1000 800 600 400 200  $\Omega$ 32 64 128 256 512  $2k$ 16  $1k$ Message size (Byte)

**Figure 5.4 Measured bandwidth between HLS Kernels for an intra-node (loopback - red line) and inter-node communication (loopback - blue line, oneway – green line), with send and receive buffers allocated on BRAM memory. Note the blue line, representing the measurements taken emulating an inter-node communication on a single FPGA using a loopback termination on one QSFP+ port, is practically overlapped with the one measured between two nodes (oneway – green line)**

The same set of measurements were repeated using the FPGA DDR to allocate send/receive buffers instead of BRAM. Results are reported in the plot in Figure 5.5, showing the limiting effect of the DDR memory controller on the overall reachable bandwidth. In addition, in Figure 5.5 it is possible to notice that, referring to the BRAM cases, the bandwidth tends to saturate while increasing the size of the packets sent. In particular, for packets of size 2 kB the bandwidth reaches a value of ~12.0 Gbps for the intra-node loopback BRAM case (blue line), with a maximum theoretical value of raw bandwidth equal to 12.8 Gbps: the difference is mainly due to the packet protocol overhead. For the slightly lower maximum value of 11.3 Gbps reached in the inter-node oneway BRAM case (fuchsia line), the overhead due to serialization and 64b/66b encoding over the external channel must be accounted.





Bandwidth loopback BRAM 1600 oneway BRAM loopback DDR 1400 oneway DDR 1200 Bandwidth (MB/s) 1000 800 600 400 200  $\mathbf{0}$ 128  $32$ 64 256 512  $1k$  $2k$ 16 Message size (Byte)

**Figure 5.5 Comparison between measured bandwidth between HLS Kernels for an intra-node (loopback) communication and inter-node (oneway) communication using BRAM and DDR to allocate send/receive buffers**

### 5.2.2 Latency

<span id="page-23-0"></span>A latency test is performed using an HLS kernel (krnl\_sr, as reported in tables 4.1 and 4.2), configurable by the host in different operating modes. In detail, in "send receive" mode the kernel reads a payload data item from the FPGA memory (either BRAM or DDR) and sends and receives it through/from the Communication IP to/from a second interconnected FPGA, where an HLS kernel in "pipe" mode has the task of receiving a single packet and bouncing it back to the initiator FPGA (as shown in Figure 5.6), allowing the measurement of inter-node latency.











<span id="page-24-0"></span>**Figure 5.7 Testbench design illustration. The arrows describe different flows of data depending on the test performed: "Localloop, port 0 to port 0" (red arrow), "Roundtrip, port 0 to port1" (blue arrows)**

Since the HLS kernel in "send receive" mode on the initiator FPGA is started via host code while the HLS kernel in "pipe" mode is free-running, the former is launched with a repetition parameter of 1 million send/receive operations before termination in order to minimize the contribution of the host call overhead on the overall time elapsed from the start of the first packet send to the completion of the last packet receive (measured on the host). The latency is then obtained by dividing half the elapsed time measured by the number of packets.

As can be seen in Figure 5.7, the tests performed are basically two:

• Roundtrip, where packets are transmitted between different intranode ports of two interconnect FPGAs





• Locallop, where packets are transmitted back and forth on the same intranode port of a single FPGA

The results obtained are reported in Figure 5.8, indicating the type of tests performed and what kind of FPGA memory is used. In detail, the result obtained shows how the latency values get worse when working with DDR memory, due to overhead issues and to the time required to load the sent buffer from CPU on the FPGA and to read the received buffer from the FPGA to the CPU (we refer to these as "sync" operations, which are not present in the BRAM test cases). In accordance with the specifications reported in deliverable *D2.1- Consolidated specs of accelerators IPs*, latency reaches a value slightly below 1 us for 16 B payload packets in the inter-node roundtrip BRAM case (yellow line), and a value of ~250ns in the intra-node localloop BRAM case (blue line).



**Figure 5.8 Comparison of measured latency between HLS Kernels for an intra-node (loopback) communication and internode (roundtrip) communication using BRAM and DDR to allocate send/receive buffers**

# <span id="page-25-0"></span>6 State of the art

Nowadays, FPGAs represent one of the main architecturesfor HPC applications, considering the impending end of Moore's Law and Dennard scaling. In addition to this, this type of accelerators is well suited to develop customized algorithms, combining the scalable parallel processing capability of an Application Specific Integrated Circuit (ASIC) with the reprogrammability typical of such type of devices.

In modern development, and in dedicated networks, multiple FPGAs clusters are emplaced to map large HPC kernels by exploiting the low-latency communication capability of these accelerators. However, despite FPGAs high-speed transceiver links, a certain network flexibility with very large clusters could be required in order to map applications' workloads and to strategically maximize resource utilization and



### <u>Cexcarossa</u>

performance. In this direction, many solutions of scalable switched FPGA cluster have been developed, where, for example, the transceiver links are physically connected to ports of high-speed Ethernet switches [8], in an indirect network setup, as in the Virtual Circuit-Switching Network (VCSN) [5] or by implementing FPGAs as Network Interface Cards (NICs), as, for example, in the EasyNet open source networking stack [6] and in the Corundrum open-source network interface [7].

Corundrum and EasyNet are based on a direct network for FPGA inter-communication using a 100 Gbps TCP/IP stack, even if they present a difference in what concern their implementation: in fact, Corundrum is implemented in Verilog HDL, rather than being based on the HLS Xilinx Vitis platform as in the EasyNet case. This difference makes EasyNet much like the APEIRON framework, considering the possibility for the user to implement in the setup a custom kernel connected to the network in an optimized way via communication primitives callable as functions in an HLS library (as it is with the send() and receive() APIs in the HAPECOM library). However, unlike EasyNet with TCP/IP stack, the INFN Communication IP used in the APEIRON framework is more similar to the custom protocols developed in some project at the state of art for which no inter-FPGA backpressure is needed, such as the E40G setup presented in paper [5], or the network infrastructure underlying the Reconfiguration over Network (REoN) protocol [9], which can transport partial bit files via network resource management APIs to a FPGA empowered network node, using standard 10 Gbps Ethernet.

# <span id="page-26-0"></span>7 Conclusions

In this deliverable we described the Communication IP in detail and showed preliminary synthesis and results of tests developed to validate the design and assess its current performance.

In particular, we used some synthetic tests to measure the bandwidth and the latency in both inter- and intra-node communication. The results are promising and in line with the expected specifications reported in deliverable *D2.1-Consolidated specs of accelerators IPs*.

This document, along with the Communication IP with two intraNode ports packaged as Xilinx object (XO) file for both the U200 and U280 platform, an APEIRON example design, and a demo video showing the performance tests described in section 5.2, are publicly available for download as archive zip file on the deliverable section of the TEXTAROSSA web site [\(https://textarossa.eu/dissemination/deliverables/\)](https://textarossa.eu/dissemination/deliverables/).

In the near future, we foresee to increase the internal datapath of the IP to 256 bits and to use the Aurora transceiver with 4 lanes to support applications requiring an increased communication bandwidth. Furthermore, we plan to implement a new channel interface based on the Xilinx® 10G/25G High Speed Ethernet Subsystem in order to enable interoperability with standard switched networks, either to support (e.g. UDP over IP) input and output streams or to implement a switched network topology.





# <span id="page-27-0"></span>8 References

[1] A New Computer Communication Switching Technique. P. Kermani and L. Kleinrock, Virtual Cut-Through: Comput. Networks 3 (1979) 267.

[2] Deadlock-free message routing in multiprocessor interconnection. Seitz, W. J. Dally, and C. L. 1987. 5, : Computers, IEEE Transactions on, 1987, Vol. C.36, p. 547–553.

[3] APEnet+ 34 Gbps Data Transmission System and Custom Transmission Logic. 2013.

[4] Andrea Biagioni, Paolo Cretaro, Ottorino Frezza, Francesca Lo Cicero, Alessandro Lonardo, Pier Stanislao Paolucci, Luca Pontisso, Francesco Simula and Piero Vicini, "EuroEXA Custom Switch: an innovative FPGA-based system for extreme scale computing in Europe", EPJ Web of Conferences 245, 09004, 2020.

[5] Antoniette Mondigo, Tomohiro Ueno, Kentaro Sano and Takizawa Hiroyuki, "Comparison of Direct and Indirect Networks for High-Performance FPGA Clusters", International Symposium on Applied Reconfigurable Computing (ARC), 2020.

[6] He, Z.; Korolija, D.; Alonso, G. EasyNet: 100 Gbps Network for HLS. In Proceedings of the International Conference on Field-Programmable Logic and Applications (FPL 2021), Dresden, Germany, 30 August 30–3 September 2021.

[7] Forencich, A.; Snoeren, A.C.; Porter, G.; Papen, G. Corundum: An open-source 100-Gbps NIC. In Proceedings of the 2020 IEEE 28th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM), Fayetteville, AR, USA, 3–5 May 2020; pp. 38–46.

[8] Tomohiro Ueno and Kentaro Sano. 2023. VCSN: Virtual Circuit-Switching Network for Flexible and Simpleto-Operate Communication in HPC FPGA Cluster. ACM Trans. Reconfigurable Technol. Syst. 16, 2, Article 25 (June 2023), 32 pages.<https://doi.org/10.1145/3579848>

[9] V. Mishra, Q. Chen and G. Zervas, "REoN: A protocol for reliable software-defined FPGA partial reconfiguration over network," 2016 International Conference on ReConFigurable Computing and FPGAs (ReConFig), Cancun, Mexico, 2016, pp. 1-7, doi: 10.1109/ReConFig.2016.7857184.



# <span id="page-28-0"></span>Appendix A. Relevant source codes

### **Bandwidth test host pseudocode**



#### **Bandwith test "kernel sender" pseudocode (example for DDR test)**

```
int nword = packet_size / sizeof(word_t);
Foreach (packet){
        Header = Fill_header;
        Hdr_fifo_out.write(Header);
       foreach (word) {
        data_fifo_out.write(data_word);
}
```

```
Footer = fill_footer()
Hdr_fifo_out.write(footer);
}
```
### **Bandwith test "kernel receiver" pseudocode (example for DDR test)**

*Foreach (packet){ hdr\_fifo\_in.read(hdr); len = hdr.packet\_size;*





*N\_words = len/sizeof(word) Foreach(word in N\_words){ word[j] = data\_fifo\_in.read(); }*

*header\_fifo\_in.read(footer)*

*}*

**Latency test host pseudocode**

*device.load\_xclbin(bitstream); If !bram\_usage: Allocate\_recv\_buffer(device, buf\_size); Allocate\_send\_buffer(device, packet\_size); Fill\_send\_buffer(); Send\_buffer.sync(XCL\_BO\_SYNC\_BO\_TO\_DEVICE); switch.write\_register(auto-toggle reset); kswitch.write\_register(local\_coord); kswitch.write\_register(threshold); kswitch.write\_register(credit);* 

*If initiator FPGA:* 

### *gettimeofday(&startTime,NULL); //start time measurement*

*run\_kernel\_sender\_receiver (destination\_coord, npackets, packet\_size, send\_buffer, recv\_buffer, bram\_usage);*

```
ksender_receiver_run.wait(); 
If !bram_usage:
       recv_buffer.sync(XCL_BO_SYNC_BO_FROM_DEVICE);
```
*gettimeofday(&endTime,NULL); //stoptime measurement elapsedTime = elapsed(startTime,endTime); Latency = (elapsedTime/2)/npackets;*

### Latency test "kernel sender receiver" (krnl sr) pseudocode

```
Foreach (packet){
```

```
If bram_usage:
        memory_in = local_BRAM_buffer_in;
        memory_out = local_BRAM_buffer_out;
send(memory_in, packet_size, coord, task_id, ch_id, data_fifo_out); //Communication Library
receive(ch_id, memory_out, data_fifo_in);
```
*}*

### **Latency test "kernel pipe" (krnl\_pipe) pseudocode**

```
Foreach (packet){
```

```
receive(ch_id, local_memory, data_fifo_in); //Communication Library APIs
send(local_memory, packet_size, coord, task_id, ch_id, data_fifo_out);
```
*}*





# <span id="page-30-0"></span>Appendix B. Integration of Communication IP in Vitis environment

#### **Pre-requisites**

- Xilinx Alveo U200/U280 card

- Xilinx Vitis 2021.1

(https://www.xilinx.com/support/download/index.html/content/xilinx/en/downloadNav/vitis/2021- 1.html)

- Xilinx runtime (XRT), XDMA Deployment Target Platform, and XDMA Development Target Platform

(https://www.xilinx.com/products/boards-and-kits/alveo/u200.html#gettingStarted)

#### **Environment**

> source /opt/Xilinx/Vitis/2021.1/settings64.sh

> source /opt/xilinx/xrt/setup.sh

(Dependent on your local installation paths).

#### **Example kernel**

The only requisite for an HLS kernel to connected to one of the Communication IP, is to be compliant with the following defintion:

```
void krnl_example(
           <optional parameters>,
           header stream t message hdr in[N_INPUT_CHANNELS],
           message_stream_t_message_data_in[N_INPUT_CHANNELS],
           header stream t message hdr out [N_OUTPUT_CHANNELS],
           message_stream_t message_data_out[N_OUTPUT_CHANNELS]
)
```
So that is has N\_INPUT\_CHANNELS and N\_OUTPUT\_CHANNELS to receive/send incoming/outgoing messages through the Communication IP. The header stream t and message\_stream\_t types are defined as:

```
typedef hls::stream<uint128 t> message stream t;
typedef hls::stream<apenet header t> header stream t;
```
And the apenet header  $t$ , representing an apenet protocol header shown in figure 2.3, is defined as:

typedef union {

```
struct attribute ((packed)) {
       unsigned long virt chan : 5;
```


```
unsigned long proc_id : 16;
             unsigned long dest x : 6;
             unsigned long dest y : 5;
             unsigned long dest z : 5;
             unsigned long intra dest : 4;
             unsigned long reserved : 1;
             unsigned long out of lattice : 1;
             unsigned long packet type : 5;unsigned long packet size : 14;
             unsigned long dest addr : 48;
             unsigned long num of hops : 10;
             unsigned long edac : 8;
       } s;
      uint32 t l[4];
      uint64 t u[2];
} apenet header t;
```
Please refer to directory D2.8/APEIRON\_example\_design/include/ for further information.

#### **Build steps**

After the kernel code is written, you can build the application, generating the FPGA binary file (.xclbin).

First step is to write the vpp\_linker.cfg Vitis project configuration file, that specifies the operational clock frequency and the interconnections between the components' ports.

For example, the following vpp linker.cfg specifies a clock frequency of 100 MHz and connects krnl\_example\_0 and krnl\_example\_1 respectively to Intranode\_port\_0 and intranode\_port\_1 of the Communication IP.





kernel\_frequency=0:100|1:1

[connectivity] stream\_connect=TextaRossa\_switch\_1.dtaxisrx0:krnl\_example\_0.dt\_in stream connect=TextaRossa switch 1.hdaxisrx0:krnl example 0.hd in stream\_connect=krnl\_example\_0.dt\_out:TextaRossa\_switch\_1.dtaxistx0 stream\_connect=krnl\_example\_0.hd\_out:TextaRossa\_switch\_1.hdaxistx0 stream connect=TextaRossa switch 1.dtaxisrx1:krnl example 1.dt in stream connect=TextaRossa switch 1.hdaxisrx1:krnl example 1.hd in stream\_connect=krnl\_example\_1.dt\_out:TextaRossa\_switch\_1.dtaxistx1 stream\_connect=krnl\_example\_1.hd\_out:TextaRossa\_switch\_1.hdaxistx1

After this, starting from the .xo files of the communication IP and of the user kernels, it is possible to launch the build process (this takes a couple of hours at least) for U200 board:

```
> v++ -t hw --platform xilinx_u200_gen3x16_xdma_1_202110_1 -s --
temp dir tmp_build --log_dir _tmp_build/logs --report_dir
tmp_build/reports -I include --link --config vpp_linker.cfg --xp
param:compiler.userPostDebugProfileOverlayTcl=scripts/post_sys_link.tcl 
--messageDb tmp build/test.xclbin.mdb -o test.xclbin
TextaRossa_switch_2in_2ex_U200.xo krnl_example.xo
```
#### And for the U280 board:

```
> v++ -t hw --platform xilinx_u280_xdma_201920_3 -s --temp_dir 
tmp_build --log_dir _tmp_build/logs --report_dir _tmp_build/reports -I
include --link --config vpp_linker.cfg --xp 
param:compiler.userPostDebugProfileOverlayTcl=scripts/post_sys_link.tcl 
--messageDb tmp build/test.xclbin.mdb -o test.xclbin
TextaRossa_switch_2in_2ex_U280.xo krnl_example.xo
```
The generated binary (test.xclbin) can then be used to program the FPGA of the accelerator card.



<span id="page-33-0"></span>



### **Pre-requisites**

- Xilinx Alveo U200/U280 card

- Xilinx Vitis 2021.1

(https://www.xilinx.com/support/download/index.html/content/xilinx/en/downloadNav/vitis/2021- 1.html)

- Xilinx runtime (XRT), XDMA Deployment Target Platform, and XDMA Development Target Platform

(https://www.xilinx.com/products/boards-and-kits/alveo/u200.html#gettingStarted)

#### **Environment**

> source /opt/Xilinx/Vitis/2021.1/settings64.sh

> source /opt/xilinx/xrt/setup.sh

(Dependent on your local installation paths).

#### **EXAMPLE: Latency test Design**

This example design demonstrates the main functionalities of the APEIRON framework, using a Communication IP configured with 2 intranode ports and 2 internode ports. Each port is bidirectional, and each direction sports a header/data FIFO couple according to the packet protocol described in Section 2.

The source code for this example design can be found in the D2.8 tree: D2.8/APEIRON example design.

Referring to the testbed in [Figure 5.7,](#page-24-0) the two replicas of krnl\_sr() communicating through the switch, and defined as:

```
void krnl_sr(){
<optional parameters>,
           message stream t message data in[N INPUT CHANNELS],
           message_stream_t_message_data_out[N_OUTPUT_CHANNELS]
)
```
have N\_INPUT\_CHANNELS and N\_OUTPUT\_CHANNELS to receive/send incoming/outgoing messages.

As described in Section 5.2.2, Ports 0 and 1 of the router are connected to the *krnl\_sr()* HLS kernels, through the autogenerated *dispatcher\_0/1()* and *aggregator\_0/1()*.

So the *dispatcher...()* and *aggregator...()* kernels work as adaptors from and toward the single bidir channel of the router port.

The host application orchestrates the execution of the test, initializing the send/receive buffers in the device global memory and launching the HLS kernels.



### textarossa

In the latency test, a packet is sent from the node 0:port 0 to node 0:port <destination port> where it is received and then sent back. In the example design included in the deliverable archive file, we used a simplified configuration with a single node, where communication happens between the two interNode ports of the same router connected to each other (Localloop configuration).

The developer has to write a YAML configuration file (*config.yaml*) describing the attributes of each HLS kernel, namely the number of its input and output channels and the IntraNode port of the Communication IP to which it is connected, along with the number of router internode ports of the Communication IP (*links*) and the target operating frequency of the overall design in MHz (*freq),* taking in consideration that the current validated operating frequency for the Communication IP is 100 MHz.

The APEIRON configuration file for this example design is:

```
kernels:
       - name: krnl sr 1
          input_channels: 4
         output channels: 4
         switch port: 0
       - name: krnl sr 2
          input_channels: 4
         output channels: 4
         switch port: 1
```
#### config:

 freq: 100 links: 2

Having this file as input, the APEIRON framework links the Communication IP and the HLS kernels that are connected to it and generates the bitstream for the overall design, according to the following steps.

#### **Build steps**

Make sure that the .xo file of the Communication IP matches the execution platform, checking the symbolic link contained in the D2.8/APEIRON\_example\_design/ip\_repo directory:

```
> ls -la<br>lrwxrwxrwx. 1 lonardo users
                                       39 Apr 22 18:36 TextaRossa switch 2in 2ex.xo \rightarrow../../TextaRossa_switch_2in_2ex_U200.xo
```
In this case the configuration is set to generate a firmware for the U200 platform, in case one wishes to generate firmware for the U280, the following commands must be issued:

```
> cd D2.8/APEIRON_example_design/ip_repo/
> ln -s ../../TextaRossa_switch_2in_2ex_U280.xo TextaRossa_switch_2in_2ex.xo
```
### **Cexcarossa**



First step is to generate the vpp\_linker.cfg Vitis project configuration file, the operational clock frequency and the interconnections between the components, using the config.yaml as input:

> ./generate.py

Select the correct platform (U200 or U280) in the Makefile by setting the PLATFORM variable.

After this step, it is possible to launch the build process (this takes a couple of hours at least, refer to make.log file to inspect a successfully build process).

> *make*

mkdir -p tmp build  $v++$  -t hw --platform xilinx u200 qen3x16 xdma 1 202110 1 -s --temp dir tmp build --log dir tmp\_build/logs --report\_dir tmp\_build/reports -I include --config hw\_hls/krnl\_sr.cfg --messageDb \_tmp\_build/krnl\_sr.xo.mdb -o hw\_hls/krnl\_sr.xo hw\_hls/krnl\_sr.cpp Option Map File Used: '/opt/Xilinx/Vitis/2021.1/data/vitis/vpp/optMap.xml' \*\*\*\*\*\* v++ v2021.1.1 (64-bit) \*\*\*\* SW Build 3278995 on 2021-07-20-20:33:48 \*\* Copyright 1986-2020 Xilinx, Inc. All Rights Reserved. INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at: Reports: /apotto/home1/homedirs/lonardo/D2.8/APEIRON\_example\_design/\_tmp\_build/reports/krnl\_ sr Log files: /apotto/home1/homedirs/lonardo/D2.8/APEIRON\_example\_design/\_tmp\_build/logs/krnl\_sr Running Dispatch Server on port: 37243 INFO: [v++ 60-1548] Creating build summary session with primary output /apotto/home1/homedirs/lonardo/D2.8/APEIRON\_example\_design/hw\_hls/krnl\_sr.xo.compil e\_summary, at Sat Apr 22 19:26:58 2023 INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Sat Apr 22 19:26:58 2023 Running Rule Check Server on port:41135 INFO: [v++ 60-1315] Creating rulecheck session with output '/apotto/home1/homedirs/lonardo/D2.8/APEIRON\_example\_design\_TODELETE/\_tmp\_build/rep orts/krnl\_sr/krnl\_sr\_guidance.html', at Sat Apr 22 19:27:00 2023 INFO: [v++ 60-895] Target platform: /opt/xilinx/platforms/xilinx\_u200\_gen3x16\_xdma\_1\_202110\_1/xilinx\_u200\_gen3x16\_xdma\_ 1\_202110\_1.xpfm ...





#### **Examine design reports**

Use the vitis\_analyzer tool to visualize and navigate the relevant reports for the design. Run the following command:

> vitis analyzer D2.8/APEIRON example design/test.xclbin.link summary



**Figure C. 1 Inspection of the design report through the GUI of the Vitis Analyzer**

#### **Execution**

To program the FPGA and launch the communication latency test between kernels connected to port 0 and to <destination port> of the switch in the same FPGA (for this design configuration), using <number of packets> packets of size <packet size>:

```
>./latency test -b test.xclbin -l <packet size> -n <number of packets>
-i <destination port>
```




For example, this is the output of the execution when performing the latency test between port 0 (sender) and port 0 (receiver) using one million packets of size 16B, allocating send and receive buffers in BRAM memory:

> ./latency test --bram --quiet -b test.xclbin -1 16 -n 1000000 -i 0 Packet size: 16 B Latency: 0.20138 us